STM32
USART 레지스터 CR3
봄가을1
2021. 9. 29. 04:25
Control register 3 (USART_CR3)
Bit 15 DEP: Driver enable polarity selection
Bit 14 DEM: Driver enable mode
Bit 13 DDRE: DMA Disable on Reception Error
Bit 12 OVRDIS: Overrun Disable
Bit 11 ONEBIT: One sample bit method enable
0: Three sample bit method
1: One sample bit method
Bit 10 CTSIE: CTS interrupt enable
Bit 9 CTSE: CTS enable
Bit 8 RTSE: RTS enable
Bit 7 DMAT: DMA enable transmitter
Bit 6 DMAR: DMA enable receiver
1: DMA mode is enabled for reception
0: DMA mode is disabled for reception
Bit 3 HDSEL: Half-duplex selection
Bit 0 EIE: Error interrupt enable